Characterizing Synchronous Writes in Stable Memory Devices

02/18/2020
by   William B. Mingardi, et al.
0

Distributed algorithms that operate in the fail-recovery model rely on the state stored in stable memory to guarantee the irreversibility of operations even in the presence of failures. The performance of these algorithms lean heavily on the performance of stable memory. Current storage technologies have a defined performance profile: data is accessed in blocks of hundreds or thousands of bytes, random access to these blocks is expensive and sequential access is somewhat better. File system implementations hide some of the performance limitations of the underlying storage devices using buffers and caches. However, fail-recovery distributed algorithms bypass some of these techniques and perform synchronous writes to be able to tolerate a failure during the write itself. Assuming the distributed system designer is able to buffer the algorithm's writes, we ask how buffer size and latency complement each other. In this paper we start to answer this question by characterizing the performance (throughput and latency) of typical stable memory devices using a representative set of current file systems.

READ FULL TEXT

page 8

page 9

page 10

page 11

page 12

page 13

research
10/07/2019

Assise: Performance and Availability via NVM Colocation in a Distributed File System

The adoption of very low latency persistent memory modules (PMMs) upends...
research
08/18/2018

Pangea: Monolithic Distributed Storage for Data Analytics

Storage and memory systems for modern data analytics are heavily layered...
research
02/25/2021

BPF for storage: an exokernel-inspired approach

The overhead of the kernel storage path accounts for half of the access ...
research
08/08/2018

On Distributed Storage Allocations of Large Files for Maximum Service Rate

Allocation of (redundant) file chunks throughout a distributed storage s...
research
09/12/2019

Exploring the Behavior of Coherent Accelerator Processor Interface (CAPI) on IBM Power8+ Architecture and FlashSystem 900

The Coherent Accelerator Processor Interface (CAPI) is a general term fo...
research
06/27/2018

Algorithmic Building Blocks for Asymmetric Memories

The future of main memory appears to lie in the direction of new non-vol...
research
06/16/2023

Verification and Validation of the Stakeholder Tool for Assessing Radioactive Transportation (START)

The U.S. Department of Energy (DOE) Office of Integrated Waste Managemen...

Please sign up or login with your details

Forgot password? Click here to reset