Integrated Optimization of Partitioning, Scheduling and Floorplanning for Partially Dynamically Reconfigurable Systems

by   Song Chen, et al.

Confronted with the challenge of high performance for applications and the restriction of hardware resources for field-programmable gate arrays (FPGAs), partial dynamic re- configuration (PDR) technology is anticipated to accelerate the reconfiguration process and alleviate the device shortage. In this paper, we propose an integrated optimization framework for task partitioning, scheduling and floorplanning on partially dynamically reconfigurable FPGAs. The partitions, schedule, and floorplan of the tasks are represented by the partitioned sequence triple P- ST (PS,QS,RS), where (PS,QS) is a hybrid nested sequence pair (HNSP) for representing the spatial and temporal partitions, as well as the floorplan, and RS is the partitioned dynamic configu- ration order of the tasks. The floorplanning and scheduling of task modules can be computed from the partitioned sequence triple P- ST in O(n^2) time. To integrate the exploration of the scheduling and floorplanning design space, we use a simulated annealing- based search engine and elaborate a perturbation method, where a randomly chosen task module is removed from the partition sequence triple and then inserted back into a proper position selected from all the (n+1)^3 possible combinations of partitions, schedule and floorplan. The experimental results demonstrate the efficiency and effectiveness of the proposed framework.


page 1

page 4

page 12


Efficient reconfigurable regions management method for adaptive and dynamic FPGA based systems

Adaptive systems based on field programmable gate array (FPGA) architect...

Amorphous Dynamic Partial Reconfiguration with Flexible Boundaries to Remove Fragmentation

Dynamic partial reconfiguration (DPR) allows one region of an field-prog...

ALICE: An Automatic Design Flow for eFPGA Redaction

Fabricating an integrated circuit is becoming unaffordable for many semi...

Variational Optimization of Annealing Schedules

Annealed importance sampling (AIS) is a common algorithm to estimate par...

Voltage Scaling for Partitioned Systolic Array in A Reconfigurable Platform

The exponential emergence of Field Programmable Gate Array (FPGA) has ac...

An adaptive Simulated Annealing-based satellite observation scheduling method combined with a dynamic task clustering strategy

Efficient scheduling is of great significance to rationally make use of ...

Formal Dependability Modeling and Optimization of Scrubbed-Partitioned TMR for SRAM-based FPGAs

SRAM-based FPGAs are popular in the aerospace industry for their field p...

Please sign up or login with your details

Forgot password? Click here to reset