Optimization Techniques to Improve Inference Performance of a Forward Propagating Neural Network on an FPGA

12/15/2020
by   Matthew Joseph Adiletta, et al.
0

This paper describes an optimized implementation of a Forward Propagating Classification Neural Network which has been previously trained. The implementation described highlights a novel means of using Python scripts to generate a Verilog hardware implementation. The characteristics of this implementation include optimizations to scale input data, use selected addends instead of multiplication functions, hardware friendly activation functions and simplified output selection. Inference performance comparison of a 28x28 pixel 'hand-written' recognition NN between a software implementation on an Intel i7 vs a Xilinx FPGA will be detailed.

READ FULL TEXT
research
05/16/2023

Hardware Realization of Nonlinear Activation Functions for NN-based Optical Equalizers

To reduce the complexity of the hardware implementation of neural networ...
research
12/09/2022

Implementing Neural Network-Based Equalizers in a Coherent Optical Transmission System Using Field-Programmable Gate Arrays

In this work, we demonstrate the offline FPGA realization of both recurr...
research
10/08/2018

Towards Lattice Quantum Chromodynamics on FPGA devices

In this paper we describe a single-node, double precision FPGA implement...
research
09/09/2019

Unrolling Ternary Neural Networks

The computational complexity of neural networks for large scale or real-...
research
06/24/2022

Towards FPGA Implementation of Neural Network-Based Nonlinearity Mitigation Equalizers in Coherent Optical Transmission Systems

For the first time, recurrent and feedforward neural network-based equal...
research
09/26/2020

An OpenCL 3D FFT for Molecular Dynamics Distributed Across Multiple FPGAs

3D FFTs are used to accelerate MD electrostatic forces computations but ...

Please sign up or login with your details

Forgot password? Click here to reset