Optimizing L1 cache for embedded systems through grammatical evolution

by   Josefa Díaz Álvarez, et al.

Nowadays, embedded systems are provided with cache memories that are large enough to influence in both performance and energy consumption as never occurred before in this kind of systems. In addition, the cache memory system has been identified as a component that improves those metrics by adapting its configuration according to the memory access patterns of the applications being run. However, given that cache memories have many parameters which may be set to a high number of different values, designers face to a wide and time-consuming exploration space. In this paper we propose an optimization framework based on Grammatical Evolution (GE) which is able to efficiently find the best cache configurations for a given set of benchmark applications. This metaheuristic allows an important reduction of the optimization runtime obtaining good results in a low number of generations. Besides, this reduction is also increased due to the efficient storage of evaluated caches. Moreover, we selected GE because the plasticity of the grammar eases the creation of phenotypes that form the call to the cache simulator required for the evaluation of the different configurations. Experimental results for the Mediabench suite show that our proposal is able to find cache configurations that obtain an average improvement of 62% versus a real world baseline configuration.


page 1

page 2

page 3

page 4


Multi-objective optimization of energy consumption and execution time in a single level cache memory for embedded systems

Current embedded systems are specifically designed to run multimedia app...

Energy-Efficient Runtime Adaptable L1 STT-RAM Cache Design

Much research has shown that applications have variable runtime cache re...

Evolutionary Design of the Memory Subsystem

The memory hierarchy has a high impact on the performance and power cons...

HALLS: An Energy-Efficient Highly Adaptable Last Level STT-RAM Cache for Multicore Systems

Spin-Transfer Torque RAM (STT-RAM) is widely considered a promising alte...

Analytical models of Energy and Throughput for Caches in MPSoCs

General trends in computer architecture are shifting more towards parall...

Self-adjusting Advertisement of Cache Indicators with Bandwidth Constraints

Cache advertisements reduce the access cost by allowing users to skip th...

An O(1) algorithm for implementing the LFU cache eviction scheme

Cache eviction algorithms are used widely in operating systems, database...

Please sign up or login with your details

Forgot password? Click here to reset