Performance Analysis of 6T and 9T SRAM

by   Apollos Ezeogu, et al.

The SRAM cell is made up of latch, which ensures that the cell data is preserved as long as power is turned on and refresh operation is not required for the SRAM cell. SRAM is widely used for on-chip cache memory in microprocessors, game software, computers, workstations, portable handheld devices due to high data speed, low power consumption, low voltage supply, no-refresh needed. Therefore, to build a reliable cache/memory, the individual cell (SRAM) must be designed to have high Static Noise Margin (SNM). In sub-threshold region, conventional 6T-cell SRAM experiences poor read and write ability, and reduction in the SNM at various fluctuation of the threshold voltage, supply voltage down scaling, and technology scaling in nano-meter ranges (180nm, 90nm, 45nm, 22nm, 16nm and 10nm). Thus, noise margin becomes worse during read and write operations compared to hold operation which the internal feedback operates independent of the access transistors. Due to these limitations of the conventional 6T SRAM cell, we have proposed a 9T SRAM that will drastically minimize these limitations; the extra three transistors added to the 6T topology will improve the read, hold and write SNM. The design and simulation results were carried out using Cadence Virtuoso to evaluate the performance of 6T and 9T SRAM cells.


page 2

page 3

page 4

page 5

page 6

page 11

page 13

page 14


A 256kb 9T Near-Threshold SRAM With 1k Cells per Bit-Line and Enhanced Write and Read Operations

In this paper, we present a new 9T SRAM cell that has good write-ability...

A Novel Low Power Non-Volatile SRAM Cell with Self Write Termination

A non-volatile SRAM cell is proposed for low power applications using Sp...

Exploiting Data Longevity for Enhancing the Lifetime of Flash-based Storage Class Memory

Storage-class memory (SCM) combines the benefits of a solid-state memory...

Mitigating Read-disturbance Errors in STT-RAM Caches by Using Data Compression

Due to its high density and close-to-SRAM read latency, spin transfer to...

WLFC: Write Less in Flash-based Cache

Flash-based disk caches, for example Bcache and Flashcache, has gained t...

TS Cache: A Fast Cache with Timing-speculation Mechanism Under Low Supply Voltages

To mitigate the ever-worsening Power Wall problem, more and more applica...

Modeling Flash Memory Channels Using Conditional Generative Nets

Understanding the NAND flash memory channel has become more and more cha...

Please sign up or login with your details

Forgot password? Click here to reset