Performance of the Vipera framework for DSLs on micro-core architectures

09/02/2022
by   Maurice Jamieson, et al.
0

Vipera provides a compiler and runtime framework for implementing dynamic Domain-Specific Languages on micro-core architectures. The performance and code size of the generated code is critical on these architectures. In this paper we present the results of our investigations into the efficiency of Vipera in terms of code performance and size.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
08/03/2018

A Compiler-Compiler for DSL Embedding

In this paper, we present a framework to generate compilers for embedded...
research
02/17/2021

Performance Optimizations of Recursive Electronic Structure Solvers targeting Multi-Core Architectures (LA-UR-20-26665)

As we rapidly approach the frontiers of ultra large computing resources,...
research
12/02/2021

Efficient Calling Conventions for Irregular Architectures

We empirically evaluated thousands of different C calling conventions fo...
research
11/10/2020

Benchmarking micro-core architectures for detecting disasters at the edge

Leveraging real-time data to detect disasters such as wildfires, extreme...
research
10/05/2020

Wasm/k: Delimited Continuations for WebAssembly

WebAssembly is designed to be an alternative to JavaScript that is a saf...
research
04/14/2017

HPTT: A High-Performance Tensor Transposition C++ Library

Recently we presented TTC, a domain-specific compiler for tensor transpo...
research
10/16/2020

Really Embedding Domain-Specific Languages into C++

Domain-specific languages (DSLs) are both pervasive and powerful, but re...

Please sign up or login with your details

Forgot password? Click here to reset