AI Chat AI Image Generator AI Video Text to Speech

Realize special instructions on clustering VLIW DSP: multiplication-accumulation instruction

01/16/2019

∙

by Binbin Liu, et al.

∙

∙

BWDSP is a 32bit static scalar digital signal processor with VLIW and SIMD features, which is designed for high-performance computing. Associated special instructions are designed for its special architecture and application scenarios. However, the existing compilation framework doesn't meet these special instructions. Therefore, in the context of traditional Open64 compiler, proposed a special instruction algorithm. Through this algorithm implements the multiplication-accumulation operation with BWDSP structure, to improve the performance of algorithms with multiply-accumulate requirements. Experimental results show that the algorithm, which can make an maximum of 8.85 speedup on BWDSP.

Binbin Liu
6 publications
Qilong Zheng
1 publication

research

∙ 10/30/2020

RVCoreP-32IM: An effective architecture to implement mul/div instructions for five stage RISC-V soft processors

RISC-V, an open instruction set architecture, is getting the attention o...

0 Md. Ashraful Islam, et al. ∙

research

∙ 11/23/2020

RVCoreP-32IC: A high-performance RISC-V soft processor with an efficient fetch unit supporting the compressed instructions

In this paper, we propose a high-performance RISC-V soft processor with ...

0 Takuto Kanamori, et al. ∙

research

∙ 04/06/2018

Combinatorial Register Allocation and Instruction Scheduling

This paper introduces a combinatorial optimization approach to register ...

0 Roberto Castañeda Lozano, et al. ∙

research

∙ 01/25/2022

Faster multiplication over 𝔽_2[X] using AVX512 instruction set and VPCLMULQDQ instruction

Code-based cryptography is one of the main propositions for the post-qua...

0 Jean-Marc Robert, et al. ∙

research

∙ 04/19/2023

Baugh-Wooley Multiplication for the RISCV Processor

This article describes an efficient way to implement the multiplication ...

0 Franc Grootjen, et al. ∙

research

∙ 07/08/2016

The Renewed Case for the Reduced Instruction Set Computer: Avoiding ISA Bloat with Macro-Op Fusion for RISC-V

This report makes the case that a well-designed Reduced Instruction Set ...

0 Christopher Celio, et al. ∙

research

∙ 02/22/2022

Learning to Combine Instructions in LLVM Compiler

Instruction combiner (IC) is a critical compiler optimization pass, whic...

10 Sandya Mannarswamy, et al. ∙