Side-Channel Attacks on RISC-V Processors: Current Progress, Challenges, and Opportunities

06/16/2021
by   Mahya Morid Ahmadi, et al.
0

Side-channel attacks on microprocessors, like the RISC-V, exhibit security vulnerabilities that lead to several design challenges. Hence, it is imperative to study and analyze these security vulnerabilities comprehensively. In this paper, we present a brief yet comprehensive study of the security vulnerabilities in modern microprocessors with respect to side-channel attacks and their respective mitigation techniques. The focus of this paper is to analyze the hardware-exploitable side-channel attack using power consumption and software-exploitable side-channel attacks to manipulate cache. Towards this, we perform an in-depth analysis of the applicability and practical implications of cache attacks on RISC-V microprocessors and their associated challenges. Finally, based on the comparative study and our analysis, we highlight some key research directions to develop robust RISC-V microprocessors that are resilient to side-channel attacks.

READ FULL TEXT

page 1

page 4

page 5

research
02/01/2023

Protecting Cache States Against Both Speculative Execution Attacks and Side-channel Attacks

Cache side-channel attacks and speculative execution attacks that leak i...
research
06/02/2020

Real time Detection of Spectre and Meltdown Attacks Using Machine Learning

Recently discovered Spectre and meltdown attacks affects almost all proc...
research
12/08/2019

Security of Deep Learning Methodologies: Challenges and Opportunities

Despite the plethora of studies about security vulnerabilities and defen...
research
09/08/2023

Penetrating Shields: A Systematic Analysis of Memory Corruption Mitigations in the Spectre Era

This paper provides the first systematic analysis of a synergistic threa...
research
02/14/2019

Spectre is here to stay: An analysis of side-channels and speculative execution

The recent discovery of the Spectre and Meltdown attacks represents a wa...
research
01/26/2022

Automatic detection of access control vulnerabilities via API specification processing

Objective. Insecure Direct Object Reference (IDOR) or Broken Object Leve...
research
04/03/2023

A short note on the paper `Are Randomized Caches Really Random?'

In this paper, we analyse the results and claims presented in the paper ...

Please sign up or login with your details

Forgot password? Click here to reset