Custom Memory Design for Logic-in-Memory: Drawbacks and Improvements over Conventional Memories
share
The speed of modern digital systems is severely limited by memory latency (the “Memory Wall” problem). Data exchange between Logic and Memory is also responsible for a large part of the system energy consumption. Logic–In–Memory (LiM) represents an attractive solution to this problem. By performing part of the computations directly inside the memory the system speed can be improved while reducing its energy consumption. LiM solutions that offer the major boost in performance are based on the modification of the memory cell. However, what is the cost of such modifications? How do these impact the memory array performance? In this work, this question is addressed by analysing a LiM memory array implementing an algorithm for the maximum/minimum value computation. The memory array is designed at physical level using the FreePDK 45 CMOS process, with three memory cell variants, and its performance is compared to SRAM and CAM memories. Results highlight that read and write operations performance is worsened but in–memory operations result to be very efficient: a 55.26% reduction in the energy–delay product is measured for the AND operation with respect to the SRAM read one; therefore, the LiM approach represents a very promising solution for low–density and high–performance memories.
READ FULL TEXT
