P4-CoDel: Experiences on Programmable Data Plane Hardware

by   Ralf Kundel, et al.

Fixed buffer sizing in computer networks, especially the Internet, is a compromise between latency and bandwidth. A decision in favor of high bandwidth, implying larger buffers, subordinates the latency as a consequence of constantly filled buffers. This phenomenon is called Bufferbloat. Active Queue Management (AQM) algorithms such as CoDel or PIE, designed for the use on software based hosts, offer a flow agnostic remedy to Bufferbloat by controlling the queue filling and hence the latency through subtle packet drops. In previous work, we have shown that the data plane programming language P4 is powerful enough to implement the CoDel algorithm. While legacy software algorithms can be easily compiled onto almost any processing architecture, this is not generally true for AQM on programmable data plane hardware, i.e., programmable packet processors. In this work, we highlight corresponding challenges, demonstrate how to tackle them, and provide techniques enabling the implementation of such AQM algorithms on different high speed P4-programmable data plane hardware targets. In addition, we provide measurement results created on different P4-programmable data plane targets. The resulting latency measurements reveal the feasibility and the constraints to be considered to perform Active Queue Management within these devices. Finally, we release the source code and instructions to reproduce the results in this paper as open source to the research community.


page 1

page 3


A Survey on Data Plane Programming with P4: Fundamentals, Advances, and Applied Research

With traditional networking, users can configure control plane protocols...

Isolation mechanisms for high-speed packet-processing pipelines

Data-plane programmability is now mainstream, both in the form of progra...

RIFO: Pushing the Efficiency of Programmable Packet Schedulers

Packet scheduling is a fundamental networking task that recently receive...

Towards integrating hardware Data Plane acceleration in Network Functions Virtualization

This paper proposes a framework for integrating data plane (DP) accelera...

Design and Implementation of SMARTHO – A Network Initiated Handover mechanism in NG-RAN, on P4-based Xilinx NetFPGA switches

This report deals with the design of handover schemes for radio access n...

Reliable and Distributed Network Monitoring via In-band Network Telemetry

Traditional network monitoring solutions usually lack of scalability due...

Please sign up or login with your details

Forgot password? Click here to reset