research
∙
12/19/2022
On BTI Aging Rejuvenation in Memory Address Decoders
Memory designs require timing margins to compensate for aging and fabric...
share
research
∙
08/08/2019
High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors
Recent safety standards set stringent requirements for the target fault ...
research
∙
07/29/2019
