Automated Formal Synthesis of Neural Barrier Certificates for Dynamical Models

07/07/2020
by   Andrea Peruffo, et al.
0

We introduce an automated, formal, counterexample-based approach to synthesise Barrier Certificates (BC) for the safety verification of continuous and hybrid dynamical models. The approach is underpinned by an inductive framework: this is structured as a sequential loop between a learner, which manipulates a candidate BC as a neural network, and a sound verifier, which either certifies through algorithmic proofs the candidate's validity or generates counter-examples to further guide the learner. We compare the approach against state-of-the-art techniques, over polynomial and non-polynomial dynamical models: the outcomes show that we can synthesise sound BCs up to two orders of magnitude faster, with in particular a stark speedup on the verification engine (up to five orders less), whilst needing a far smaller data set (up to three orders less) for the learning part. Beyond the state of the art, we further challenge the (verification side of the) approach on a hybrid dynamical model.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
03/19/2020

Automated Formal Synthesis of Lyapunov Neural Networks

We propose an automated and sound technique to synthesize provably corre...
research
07/21/2020

Automated and Sound Synthesis of Lyapunov Functions with SMT Solvers

In this paper we employ SMT solvers to soundly synthesise Lyapunov funct...
research
08/03/2021

OVERT: An Algorithm for Safety Verification of Neural Network Control Policies for Nonlinear Systems

Deep learning methods can be used to produce control policies, but certi...
research
01/27/2023

Neural Abstractions

We present a novel method for the safety verification of nonlinear dynam...
research
09/14/2019

Branch and Bound for Piecewise Linear Neural Network Verification

The success of Deep Learning and its potential use in many safety-critic...
research
09/25/2021

Verification of Switched Stochastic Systems via Barrier Certificates

The paper presents a methodology for temporal logic verification of cont...

Please sign up or login with your details

Forgot password? Click here to reset