Behind the Last Line of Defense – Surviving SoC Faults and Intrusions

05/03/2020
by   Inês Pinto Gouveia, et al.
0

Today, leveraging the enormous modular power, diversity and flexibility of manycore systems-on-a-chip (SoCs) requires careful orchestration of complex resources, a task left to low-level software, e.g. hypervisors. In current architectures, this software forms a single point of failure and worthwhile target for attacks: once compromised, adversaries gain access to all information and full control over the platform and the environment it controls. This paper proposes Midir, an enhanced manycore architecture, effecting a paradigm shift from SoCs to distributed SoCs. Midir changes the way platform resources are controlled, by retrofitting tile-based fault containment through well known mechanisms, while securing low-overhead quorum-based consensus on all critical operations, in particular privilege management and, thus, management of containment domains. Allowing versatile redundancy management, Midir promotes resilience for all software levels, including at low level. We explain this architecture, its associated algorithms and hardware mechanisms and show, for the example of a Byzantine fault tolerant microhypervisor, that it outperforms the highly efficient MinBFT by one order of magnitude.

READ FULL TEXT

page 6

page 10

page 11

research
04/24/2023

Fault-tolerant Control of Over-actuated UAV Platform under Propeller Failure

Propeller failure is one major reason for the falling and crashing of mu...
research
03/21/2020

A low-overhead soft-hard fault-tolerant architecture, design and management scheme for reliable high-performance many-core 3D-NoC systems

The Network-on-Chip (NoC) paradigm has been proposed as a favorable solu...
research
04/11/2019

On Byzantine Fault Tolerance in Multi-Master Kubernertes Clusters

Docker container virtualization technology is being widely adopted in cl...
research
07/27/2020

A Machine Learning Approach to Online Fault Classification in HPC Systems

As High-Performance Computing (HPC) systems strive towards the exascale ...
research
08/03/2023

Work-in-Progress: A Universal Instrumentation Platform for Non-Volatile Memories

Emerging non-volatile memories (NVMs) represent a disruptive technology ...
research
04/28/2020

Estimating Silent Data Corruption Rates Using a Two-Level Model

High-performance and safety-critical system architects must accurately e...
research
05/11/2022

The Hijackers Guide To The Galaxy: Off-Path Taking Over Internet Resources

Internet resources form the basic fabric of the digital society. They pr...

Please sign up or login with your details

Forgot password? Click here to reset