Experiences of running an HPC RISC-V testbed

04/30/2023
by   Nick Brown, et al.
0

Funded by the UK ExCALIBUR H&ES exascale programme, in early 2022 a RISC-V testbed for HPC was stood up to provide free access for scientific software developers to experiment with RISC-V for their workloads. Here we report on successes, challenges, and lessons learnt from this activity with a view to better understanding the suitability of RISC-V for HPC and important areas to focus RISC-V HPC community efforts upon.

READ FULL TEXT

page 1

page 2

page 3

research
07/27/2019

HPC AI500: A Benchmark Suite for HPC AI Systems

In recent years, with the trend of applying deep learning (DL) in high p...
research
09/20/2022

Application Experiences on a GPU-Accelerated Arm-based HPC Testbed

This paper assesses and reports the experience of ten teams working to p...
research
06/01/2023

Software Development Vehicles to enable extended and early co-design: a RISC-V and HPC case of study

Prototyping HPC systems with low-to-mid technology readiness level (TRL)...
research
09/02/2021

Habitual and Reflective Control in Hierarchical Predictive Coding

In cognitive science, behaviour is often separated into two types. Refle...
research
03/29/2023

Overcoming Challenges to Continuous Integration in HPC

Continuous integration (CI) has become a ubiquitous practice in modern s...
research
04/20/2023

Test-driving RISC-V Vector hardware for HPC

Whilst the RISC-V Vector extension (RVV) has been ratified, at the time ...
research
10/17/2020

The role of interactive super-computing in using HPC for urgent decision making

Technological advances are creating exciting new opportunities that have...

Please sign up or login with your details

Forgot password? Click here to reset