research
∙
08/21/2023
GSA to HDL: Towards principled generation of dynamically scheduled circuits
High-level synthesis (HLS) refers to the automatic translation of a soft...
share
research
∙
06/18/2020
Caffe Barista: Brewing Caffe with FPGAs in the Training Loop
As the complexity of deep learning (DL) models increases, their compute ...
research
∙
06/16/2020
