research
∙
03/22/2022
Scale-out Systolic Arrays
Multi-pod systolic arrays are emerging as the architecture of choice in ...
share
research
∙
10/19/2020
Enabling High-Capacity, Latency-Tolerant, and Highly-Concurrent GPU Register Files via Software/Hardware Cooperation
Graphics Processing Units (GPUs) employ large register files to accommod...
research
∙
04/04/2018
Training DNNs with Hybrid Block Floating Point
The wide adoption of DNNs has given birth to unrelenting computing requi...
research
∙
04/04/2018